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Abstract 
    Communication is one of the vast and rapidly growing fields of engineering. Increasing the efficiency of communication by 
overcoming the external electromagnetic sources and noise is a challenging task.Various error detection and correction methods 
are introduced to reduce the loss of data while transmission. This paper  proposes a novel  method  which use Cyclic Redundancy 
Check(CRC) for the error detection and the generated CRC error is corrected by using Hybrid Matrix Code(HMC) and they are 
coded in verilog  HDL and simulated using Xilinx ISE Design suite 14.2.This proposed method can provide maximum error 
detection and correction capability with reduction in delay. 
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1. Introduction 
    Error detection and correction methods are used to detect and correct the errors in the data that is transmitted from 
one point to another. Errors may be introduced in the transmitted data due to noise and external radiations. These 
errors could be corrected by using various error detection and correction methods that are used for the reliable 
transport and the reception of data over a communication channel.The errors introduced by the channel should be 
 
 
* Neepa P. Mathew. Tel.:+91 9747146059. 
E-mail address:neepapm@gmail.com 
© 2016 The Authors. Published by Elsevier Ltd. This is an open access article under the CC BY-NC-ND license 
(http://creativecommons.org/licenses/by-nc-nd/4.0/).
Peer-review under responsibility of the organizing committee of RAEREST 2016
591 Neepa P. Mathew and Anith Mohan /  Procedia Technology  25 ( 2016 )  590 – 597 
detected at the receiver end. So the error detection is essential for its correction. If the errors are undetected it may 
lead to the improper functioning of the system. So several approaches are used for the error detection and correction. 
Error detection techniques mainly used the concept of redundancy.  This paper deals with a novel method which 
uses a redundancy based error detection method namely Cyclic Redundancy Check(CRC) and  incorporates a 
correction method namely Hybrid Matrix Code(HMC) that is used to correct the received CRC error. The rest of the 
paper is structured as follows: Section 2 deals with literature survey, section 3 deals with CRC and next section 
deals with HMC and section 5 explains the work done and in section 6 conclude my paper. 
 
2. Literature Survey 
 
    In data transmission errors are of two types: single bit error and burst error [1]. In single bit error only one bit gets 
altered whereas in case of burst errors multiple bits get altered. To detect such errors redundancy based error 
detection method is used. The commonly used redundancy based error detection methods are: 
x Vertical Redundancy Check(VRC) 
x Longitudinal Redundancy Check(LRC) 
x Cyclic Redundancy Check(CRC) 
 
    In VRC, a single bit is appended at the end of the data block so as to make the parity even or odd. By using this 
method all single bit errors can be detected but it can detect burst errors only if the total number of bit change is odd 
in case of even parity. In case of LRC [2], the incoming data block is arranged in the form of a table and the parity 
for each column is calculated and this parity is attached as redundant bits to the original data. By using this method 
an LRC of n bit can detect a burst error of n bits. But here if two bits of one raw data is changed and for the other 
raw data also if the same bit position is altered then it cannot detect the error .The most powerful redundancy  based 
error detection technique is the Cyclic Redundant Check. This method is based on polynomial division, here instead 
of appending zeros, CRC remainder is appended as the redundant bits. By using this method it can detect all burst 
errors equal to the degree of the generator polynomial and this method is not suitable for the error correction. So in 
order to correct the received CRC error, several error correction methods are employed. The commonly used error 
correction methods are 
x Hamming Code 
x Built In Current Sensor(BICS) 
x Matrix Code 
 
    Hamming Code is a linear block code and by using this method it can detect and correct only single bit of error. 
In case of built in current sensor method, the error is detected by identifying the variations in the current. This 
method can is combined with either parity or the hamming code method. The hamming code method along with the 
BICS method can provide better reliability and provide two bit error correction capability. The another set of error 
correction codes are the matrix code method. Here the incoming bit stream is arranged in the form of a matrix. The 
error correction capability of this method is in between the parity and the hamming code method. The different 
matrix code methods [8] are the Decimal Matrix Code (DMC), Parity Matrix Code (PMC) and Hybrid Matrix 
Code(HMC).The HMC method is used to correct the received CRC error value  with less number of redundant bits. 
Compared to the other error correction methods HMC provide maximum error correction capability with reduced 
delay and area overhead. 
3. Cyclic Redundancy Check 
    CRC is used to detect the errors during the time of production, transmission and storage. In CRC the incoming 
data stream is treated as a binary polynomial. The CRC value is generated by dividing the incoming input data by 
the generator polynomial G(x) and the remainder obtained is the CRC value [3]. The input data along with the CRC 
value is send and at the receiver side also the same operation is performed and by checking the remainder values it is 
possible to identify whether an error is present or not.CRC value can be generated by two methods. 
x Serial CRC Implementation 
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x Parallel CRC Implementation 
 
3.1 Serial CRC implementation 
 
    Serial CRC Implementation uses the technique of Linear Feedback Shift Register. LFSR is a combination of D 
flipflops and XOR gates [4]. The general representation of an LFSR is shown in Figure 1. The LFSR represent the 
incoming binary polynomial in the form of a binary sequence. That is the coefficients of the binary sequence are 
considered. Based on the most significant bit (Coefficient) it determines what operation is to be performed. If the 
coefficient bit is zero it perform the shift operation and in the else case it first perform the XOR operation with the 
generator polynomial before it get shifted. In serial CRC, only one bit is treated during one clock cycle. So the 
throughput is less. 
 
 
                                                          Figure 1: General representation of LFSR 
 
3.2 Parallel CRC implementation 
 
    In parallel CRC implementation, multiple bytes are considered during one clock cycle. The parallel CRC 
implementation is based on two algorithms. 
x Sarwate algorithm 















                                                                          
 
 
                                                                  Figure 2: Zero block look up tables 
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    In Sarwate algorithm [5], a single look up table is used to store all the possible combinations of input value. For 
example, suppose if we have 128 bit input value, it have 2128 possible combinations and all these values are stored in 
a single look up table, the LUT become large. Thus it requires more memory usage. In case of Slicing by N 
algorithm (N=4, 8, 16, 32) instead of using a single look up table, multiple look up tables are used. So less memory 
usage compared with Sarwate method. The parallel CRC implementation with multiple look table method is used 
for the CRC-64   generation [6]. 
 
    In Slicing by 4 algorithm, the incoming 128 bit of data is taken and it is XORed with the initial CRC value. The 
initial CRC-64 value used here is 0xFFFFFFFFFFFFFFFF.This modified bit stream is divided into four slices where 
each slice consist of 4 bytes of data. These four bytes of data is again divided into four single bytes as shown in 
figure 2 and all the possible values for each byte is precomputed by using the LFSR based method and stored in the 
corresponding LUT. The final CRC value for each slice is obtained by XORing all the LUT values.The same 
operation is repeated for all the other slices. The final CRC-64 is generated by perform the XOR operation between 
the four LUT’s [7]. The standard generator polynomial should be chosen in such a way that it provide maximum 











                                                          Figure 3: Parallel CRC implementation 
    CRC method is used only for the error detection, so in order to correct the received CRC value, Hybrid Matrix 
Code method is also incorporated into the CRC method. 
 
4. Hybrid Matrix Code (HMC) 
 
 Combination of the matrix code and the hamming code gives Hybrid Matrix Code(HMC).It utilizes the hamming 
algorithm to detect the errors so as to provide better error detection and correction capability. The encoder reuse 
technique is also employed here to reduce the area overhead 
 
4.1 HMC encoder 
 
 In the encoder section, the incoming data stream is arranged in the form of horizontal rows and vertical columns 
that is the N bit word is divided into k symbols with m bits. Then the horizontal redundant bits are generated by 
performing the hamming code operation on each symbol per row. The vertical redundant bits are generated by 
performing the binary operation between vertical columns [9]. 
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                                                      Figure 4: HMC Encoder 
 
4.2 HMC Decoder 
 





















                                                              
                                                                             
                                                                            Figure 5: HMC Decoder 
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    In decoder section, received redundant bits are generated by using the received information bits. Then the 
syndrome bits are generated by performing the binary operation between the redundant bits and the received 
redundant bits. Thus horizontal and vertical syndrome bits are generated. If the horizontal syndrome bit is zero, then 
there is no error else an error is occurred. Then by checking which vertical syndrome bit is non zero, the 
corresponding error bit can be found out. If the horizontal syndrome bits are zero, and a non zero value corresponds 
to any of the vertical syndrome bits represents an error in the second row of data bits. Then the induced error is 
corrected by using the error corrector. By using this method maximum errors can be corrected with less number of 
redundant bits. 
4. WORK DONE 
    Serial and parallel CRC-64 implementation is done for 128 bit of input data. The serial implementation is done by 
using the LFSR based method and the parallel implementation is done by using Slicing by 4 algorithm. Comparative 
studies between these two methods are done on the basis of delay and area. But this CRC method is used only for 
the error detection. So in order to correct the received CRC error, Hybrid Matrix Code method is also incorporated 
into the CRC based error detection. Thus both error detection and correction is done by using these two methods. 
5.1 Simulation Results 
 
    Analysis were done on Xilinx ISE design suite 14.2.FPGA used is SPARTAN3E, xc3s500e-5ft256 device is 
considered. 
 
Table 1. Delay Analysis. 




LUT 6.93  
   
 
 
Table 2. Logic  Utilization. 
Method Number of 
slices(4656) 





LUT 2626 5612 
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6.Conclusion 
 
     Serial and parallel 64 bit CRC implementation is done for 128 bit of input data and a comparative study is done 
between these two methods and arrived at a conclusion that parallel CRC implementation is the better choice. The 
CRC is used only for the error detection, so here incorporates an error correction method that is the Hybrid Matrix 
Code method. Here error detection and correction methods are used which are essential for reliable communication 
over noisy channel. The result demonstrates that Cyclic Redundancy Check is useful for error detection and Hybrid 
Matrix Code for error correction with reduced area utilization and delay overhead. This method provides maximum 
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